Multi-level Methodology for CMOS SOI/SOS MOSFET Parameterization for IC Radiation Hardness Simulation with SPICE
نویسنده
چکیده
The multi-level methodology for CMOS SOI/SOS IC element parameterization for VLSI radiation hardness prediction by CAD systems is developed. The methodology includes semiconductor technology simulation, CMOS SOI/SOS MOSFET device simulation with radiation effects, irradiated test structures investigation, radiation dependent SPICE model parameter extraction with ICCAP. The measured data of irradiated MOSFET test structures is used for TCAD calibration and SPICE model creation. The results show a good correlation between the simulated with the developed models and measured IC and VLSI response to the total dose and other components of the radiation environment.
منابع مشابه
Analytical Modeling and Simulation of Short-channel Effects in a Fully Depleted Dual-material Gate (dmg) Soi Mosfet
Silicon-on-insulator (SOI) has been the forerunner of the CMOS technology in the last decade offering superior CMOS devices with higher speed, higher density, excellent radiation hardness and reduced second order effects for submicron VLSI applications. Recent experimental studies have invigorated interest in fully depleted (FD) SOI devices because of their potentially superior scalability rela...
متن کاملCmos Compatible Soi Mesfets for Extreme Environment Electronics
Silicon-on-insulator MESFETs have been fabricated using standard CMOS process flows and their characteristics have been measured over a temperature range of –180°C to + 300°C. From the measured data a TOM3 Spice model has been extracted. The Spice model has been used to simulate a two-stage operational transconductance amplifier and a voltage controlled oscillator. The circuit simulations show ...
متن کاملOutput-Conductance Transition-Free Method for Improving Radio-Frequency Linearity of SOI MOSFET Circuits
In this article, a novel concept is introduced to improve the radio frequency (RF) linearity of partially-depleted (PD) silicon-on-insulator (SOI) MOSFET circuits. The transition due to the non-zero body resistance (RBody) in output conductance of PD SOI devices leads to linearity degradation. A relation for RBody is defined to eliminate the transition and a method to obtain transition-free c...
متن کاملStudying the Impact of Gate Tunneling on Dynamic Behaviors of Partially-Depleted SOI CMOS Using BSIMPD
Abstract In this work, we investigate and analyze the impact of gate tunneling on dynamic behaviors of partially depleted SOI CMOS with the aid of the physically accurate BSIMPD model. We examine in particular the impact of gate tunneling on the history dependence of inverter delays. The examination reveals key requirements for capturing the history effect in SPICE modeling. This study suggests...
متن کاملKharkov National University of Radioelectronics
Single event upsets (SEU) produced by heavy ions in SOI CMOS SRAM cells were simulated using a mixed-mode approach, that is, two-dimensional semiconductor device simulation by TCAD tool coupled with circuit SPICE simulator. The effects of parasitic BJT and particle strike position on the SOI CMOS SRAM cells upset for transistor length scaling from 0.25 um to 65nm are presented.
متن کامل